PIC16C58B-04/SS【PDF 53/194 页】IC MCU OTP 2KX12 20SSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3889

49页 50页 51页 52页 [53页]54页 55页 56页 57页

PIC18F2450/4450

DS39760A-page 144

Advance Information

2006 Microchip Technology Inc.

14.5.1

USB INTERRUPT STATUS

The USB Interrupt Status register (Register 14-7)

contains the flag bits for each of the USB status

interrupt sources. Each of these sources has a

corresponding interrupt enable bit in the UIE register. All

of the USB status flags are ORed together to generate

the USBIF interrupt flag for the microcontroller’s

interrupt funnel.

Once an interrupt bit has been set by the SIE, it must

be cleared by software by writing a ‘0’. The flag bits

can also be set in software which can aid in firmware

debugging.

REGISTER 14-7:

UIR: USB INTERRUPT STATUS REGISTER

U-0

R/W-0

R-0

R/W-0

—

SOFIF

STALLIF

IDLEIF(1)

TRNIF(2)

ACTVIF(3)

UERRIF(4)

URSTIF

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 7

Unimplemented: Read as ‘0’

bit 6

SOFIF: START-OF-FRAME Token Interrupt bit

= A START-OF-FRAME token received by the SIE

= No START-OF-FRAME token received by the SIE

bit 5

STALLIF: A STALL Handshake Interrupt bit

= A STALL handshake was sent by the SIE

= A STALL handshake has not been sent

bit 4

IDLEIF: Idle Detect Interrupt bit(1)

= Idle condition detected (constant Idle state of 3 ms or more)

= No Idle condition detected

bit 3

TRNIF: Transaction Complete Interrupt bit(2)

= Processing of pending transaction is complete; read USTAT register for endpoint information

= Processing of pending transaction is not complete or no transaction is pending

bit 2

ACTVIF: Bus Activity Detect Interrupt bit(3)

= Activity on the D+/D- lines was detected

= No activity detected on the D+/D- lines

bit 1

UERRIF: USB Error Condition Interrupt bit(4)

= An unmasked error condition has occurred

= No unmasked error condition has occurred.

bit 0

URSTIF: USB Reset Interrupt bit

= Valid USB Reset occurred; 00h is loaded into UADDR register

= No USB Reset has occurred

Note 1:

Once an Idle state is detected, the user may want to place the USB module in Suspend mode.

Clearing this bit will cause the USTAT FIFO to advance (valid only for IN, OUT and SETUP tokens).

This bit is typically unmasked only following the detection of a UIDLE interrupt event.

Only error conditions enabled through the UEIE register will set this bit. This bit is a status bit only and

cannot be set or cleared by the user.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式